

**AMENDMENTS TO THE CLAIMS:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. *(Original)* Apparatus for processing data comprising:  
processing logic operable to perform data processing operations; and  
an instruction decoder operable to decode program instructions to control said processing logic to perform data processing operations specified by said program instructions; wherein  
said instruction decoder is responsive to a memory access instruction:
  - (i) to compare a base register value stored within a base register specified by a base register field of said memory access instruction with a predetermined null value; and
  - (ii) if said base register value matches said predetermined value, then to branch to execution of a null value exception handler.
  
2. *(Original)* Apparatus as claimed in claim 1, wherein in response to said memory access instruction a return address is stored pointing a memory location storing a program instruction to be executed upon a return from said null value exception handler.

**BEST AVAILABLE COPY**

3. (*Currently Amended*) Apparatus as claimed in ~~any one of claim 1 and 2~~claim 1,

wherein said null value exception handler is located at a memory address pointed to by a value stored within a programmable configuration register.

4. (*Original*) Apparatus as claimed in claim 3, wherein said programmable

configuration register is a coprocessor configuration register.

5. (*Currently Amended*) Apparatus as claimed in ~~any one of claims 3 and 4~~claim 3,

wherein said branch is made to an instruction stored at a memory address given by said value stored within said programmable configuration register subject to a fixed offset.

6. (*Currently Amended*) Apparatus as claimed in ~~any one of the preceding~~

~~claims~~claim 1, wherein said null value exception handler is operable to determine if said memory access instruction attempting to access a location corresponding to a null value corresponds to emulation of a non-native program instruction that is not directly decodable by said instruction decoder attempting to make a memory access using a null value.

7. (*Currently Amended*) Apparatus as claimed in ~~any one of the preceding~~

~~claims~~claim 1, wherein said null value exception handler is operable to determine if said memory access instruction attempting to access a location corresponding to a null value

corresponds to an error in operation of a virtual machine computer program operable to translate non-native program instructions that are not directly decodable by said instruction decoder into native program instructions that are directly decodable by said instruction decoder.

8. (*Currently Amended*) Apparatus as claimed in ~~any one of claims 6 and 7~~ claim 6,

wherein said non-native program instructions are machine independent program instructions.

9. (*Original*) Apparatus as claimed in claim 8, wherein said machine independent program instructions are one of:

Java bytecodes;

MSIL bytecodes;

CIL bytecodes; and

.NET bytecodes.

10. (*Currently Amended*) Apparatus as claimed in ~~any one of claims 6 and 7~~ claim

6, wherein said non-native instructions are native program instructions of a different apparatus for processing data.

11. (*Original*) Apparatus as claimed in claim 10, wherein said processing logic and said instruction decoder are part of a RISC processor and said non-native instructions are native instructions of a CISC processor.

12. (*Currently Amended*) Apparatus as claimed in claim 3 and ~~any one of claims 2 and 4 to 11~~, wherein said value stored within said programmable configuration register is a start address of said null value exception handler.

13. (*Currently Amended*) Apparatus as claimed in claim 3 and ~~any one of claims 2 and 4 to 11~~, wherein said value stored within said programmable configuration register is an address of a jump instruction operable to jump execution to a start address of said null value exception handler.

14. (*Currently Amended*) Apparatus as claimed in ~~any one of the preceding claims~~ claim 1, wherein said memory access instruction is a load instruction operable to load into a destination register specified by a destination register field within said load instruction a load value dependent upon a value read from a memory location specified by said base register value.

15. (*Currently Amended*) Apparatus as claimed in ~~any one of claims 1 to 13~~ claim 1, wherein said memory access instruction is a store instruction operable to store into a

memory location specified by said base register value a store value dependent upon source value stored within a source register specified by a source register field within said store instruction.

16. (*Original*) A method of processing data with an apparatus for processing data having processing logic operable to perform data processing operations and an instruction decoder operable to decode program instructions to control said processing logic to perform data processing operations specified by said program instructions, said method comprising the steps of:

in response to said memory access instruction decoded by said instruction decoder controlling said processing logic:

- (i) to compare a base register value stored within a base register specified by a base register field of said memory access instruction with a predetermined null value; and
- (ii) if said base register value matches said predetermined value, then to branch to execution of a null value exception handler.

17. (*Original*) A method as claimed in claim 16, wherein in response to said memory access instruction a return address is stored pointing a memory location storing a program instruction to be executed upon a return from said null value exception handler.

18. (*Currently Amended*) A method as claimed in ~~any one of claim 16 and 17~~claim 16, wherein said null value exception handler is located at a memory address pointed to by a value stored within a programmable configuration register.

19. (*Original*) A method as claimed in claim 18, wherein said programmable configuration register is a coprocessor configuration register.

20. (*Currently Amended*) A method as claimed in ~~any one of claims 18 and 19~~claim 18, wherein said branch is made to an instruction stored at a memory address given by said value stored within said programmable configuration register subject to a fixed offset.

21. (*Currently Amended*) A method as claimed in ~~any one of claims 16 to 20~~claim 16, wherein said null value exception handler is operable to determine if said memory access instruction attempting to access a location corresponding to a null value corresponds to emulation of a non-native program instruction that is not directly decodable by said instruction decoder attempting to make a memory access using a null value.

22. (*Currently Amended*) A method as claimed in ~~any one of claims 16 to 21~~claim 16, wherein said null value exception handler is operable to determine if said memory

access instruction attempting to access a location corresponding to a null value corresponds to an error in operation of a virtual machine computer program operable to translate non-native program instructions that are not directly decodable by said instruction decoder into native program instructions that are directly decodable by said instruction decoder.

23. (*Currently Amended*) A method as claimed in ~~any one of claims 21 and 22~~claim 21, wherein said non-native program instructions are machine independent program instructions.

24. (*Original*) A method as claimed in claim 23, wherein said machine independent program instructions are one of:

Java bytecodes;

MSIL bytecodes;

CIL bytecodes; and

.NET bytecodes.

25. (*Currently Amended*) A method as claimed in ~~any one of claims 21 and 22~~claim 21, wherein said non-native instructions are native program instructions of a different apparatus for processing data.

26. (*Original*) A method as claimed in claim 25, wherein said processing logic and said instruction decoder are part of a RISC processor and said non-native instructions are native instructions of a CISC processor.

27. (*Currently Amended*) A method as claimed in claim 18 and ~~any one of claims 17 and 19 to 26~~, wherein said value stored within said programmable configuration register is a start address of said null value exception handler.

28. (*Currently Amended*) A method as claimed in claim 18 and ~~any one of claims 17 and 19 to 26~~, wherein said value stored within said programmable configuration register is an address of a jump instruction operable to jump execution to a start address of said null value exception handler.

29. (*Currently Amended*) A method as claimed in ~~any one of claims 16 to 28~~ claim 16, wherein said memory access instruction is a load instruction operable to load into a destination register specified by a destination register field within said load instruction a load value dependent upon a value read from a memory location specified by said base register value.

30. (*Currently Amended*) A method as claimed in ~~any one of claims 16 to 28~~ claim 16, wherein said memory access instruction is a store instruction operable to store into a

memory location specified by said base register value a store value dependent upon source value stored within a source register specified by a source register field within said store instruction.

31. (*Original*) A computer program product including a computer program operable to control an apparatus for processing data having processing logic operable to perform data processing operations and an instruction decoder operable to decode program instructions to control said processing logic to perform data processing operations specified by said program instructions, said computer program comprising:

a memory access instruction decodable by said instruction decoder to control said processing logic:

- (i) to compare a base register value stored within a base register specified by a base register field of said memory access instruction with a predetermined null value; and
- (ii) if said base register value matches said predetermined value, then to branch to execution of a null value exception handler.

32. (*Original*) A computer program product as claimed in claim 31, wherein in response to said memory access instruction a return address is stored pointing a memory location storing a program instruction to be executed upon a return from said null value exception handler.

33. (*Currently Amended*) A computer program product as claimed in ~~any one of~~ ~~claim 31 and 32~~ claim 31, wherein said null value exception handler is located at a memory address pointed to by a value stored within a programmable configuration register.

34. (*Original*) A computer program product as claimed in claim 33, wherein said programmable configuration register is a coprocessor configuration register.

35. (*Currently Amended*) A computer program product as claimed in ~~any one of~~ ~~claims 33 and 34~~ claim 33, wherein said branch is made to an instruction stored at a memory address given by said value stored within said programmable configuration register subject to a fixed offset.

36. (*Currently Amended*) A computer program product as claimed in ~~any one of~~ ~~claims 31 to 35~~ claim 31, wherein said null value exception handler is operable to determine if said memory access instruction attempting to access a location corresponding to a null value corresponds to emulation of a non-native program instruction that is not directly decodable by said instruction decoder attempting to make a memory access using a null value.

37. (*Currently Amended*) A computer program product as claimed in ~~any one of~~ claims 31 to 36 claim 31, wherein said null value exception handler is operable to determine if said memory access instruction attempting to access a location corresponding to a null value corresponds to an error in operation of a virtual machine computer program operable to translate non-native program instructions that are not directly decodable by said instruction decoder into native program instructions that are directly decodable by said instruction decoder.

38. (*Currently Amended*) A computer program product as claimed in ~~any one of~~ claims 36 and 37 claim 36, wherein said non-native program instructions are machine independent program instructions.

39. (*Original*) A computer program product as claimed in claim 38, wherein said machine independent program instructions are one of:  
Java bytecodes;  
MSIL bytecodes;  
CIL bytecodes; and  
.NET bytecodes.

40. (*Currently Amended*) A computer program product as claimed in ~~any one of claims 36 and 37~~ claim 36, wherein said non-native instructions are native program instructions of a different apparatus for processing data.

41. (*Original*) A computer program product as claimed in claim 40, wherein said processing logic and said instruction decoder are part of a RISC processor and said non-native instructions are native instructions of a CISC processor.

42. (*Currently Amended*) A computer program product as claimed in claim 33 ~~and any one of claims 32 and 34 to 41~~, wherein said value stored within said programmable configuration register is a start address of said null value exception handler.

43. (*Currently Amended*) A computer program product as claimed in claim 33 ~~and any one of claims 32 and 34 to 41~~, wherein said value stored within said programmable configuration register is an address of a jump instruction operable to jump execution to a start address of said null value exception handler.

44. (*Currently Amended*) A computer program product as claimed in ~~any one of claims 31 to 43~~ claim 31, wherein said memory access instruction is a load instruction operable to load into a destination register specified by a destination register field within

said load instruction a load value dependent upon a value read from a memory location specified by said base register value.

45. (*Currently Amended*) A computer program product as claimed in ~~any one of claims 31 to 43~~ claim 31, wherein said memory access instruction is a store instruction operable to store into a memory location specified by said base register value a store value dependent upon source value stored within a source register specified by a source register field within said store instruction.

46. (*Original*) A computer program product including a computer program operable to translate non-native program instructions to form native program instructions directly decodable by an apparatus for processing data having processing logic operable to perform data processing operations and an instruction decoder operable to decode program instructions to control said processing logic to perform data processing operations specified by said program instructions, said native program instructions comprising:

a memory access instruction decodable by said instruction decoder to control said processing logic:

(i) to compare a base register value stored within a base register specified by a base register field of said memory access instruction with a predetermined null value; and

(ii) if said base register value matches said predetermined value, then to branch to execution of a null value exception handler.

47. (*Original*) A computer program product as claimed in claim 46, wherein in response to said memory access instruction a return address is stored pointing a memory location storing a program instruction to be executed upon a return from said null value exception handler.

48. (*Currently Amended*) A computer program product as claimed in ~~any one of claim 46 and 47~~claim 46, wherein said null value exception handler is located at a memory address pointed to by a value stored within a programmable configuration register.

49. (*Original*) A computer program product as claimed in claim 48, wherein said programmable configuration register is a coprocessor configuration register.

50. (*Currently Amended*) A computer program product as claimed in ~~any one of claims 48 and 49~~claim 48, wherein said branch is made to an instruction stored at a memory address given by said value stored within said programmable configuration register subject to a fixed offset.

51. (*Currently Amended*) A computer program product as claimed in ~~any one of~~ ~~claims 46 to 50~~ claim 46, wherein said null value exception handler is operable to determine if said memory access instruction attempting to access a location corresponding to a null value corresponds to emulation of a non-native program instruction that is not directly decodable by said instruction decoder attempting to make a memory access using a null value.

52. (*Currently Amended*) A computer program product as claimed in ~~any one of~~ ~~claims 46 to 51~~ claim 46, wherein said null value exception handler is operable to determine if said memory access instruction attempting to access a location corresponding to a null value corresponds to an error in operation of a virtual machine computer program operable to translate non-native program instructions that are not directly decodable by said instruction decoder into native program instructions that are directly decodable by said instruction decoder.

53. (*Currently Amended*) A computer program product as claimed in ~~any one of~~ ~~claims 51 and 52~~ claim 51, wherein said non-native program instructions are machine independent program instructions.

54. (*Original*) A computer program product as claimed in claim 53, wherein said machine independent program instructions are one of:

Java bytecodes;  
MSIL bytecodes;  
CIL bytecodes; and  
.NET bytecodes.

55. (*Currently Amended*) A computer program product as claimed in ~~any one of claims 51 and 52~~claim 51, wherein said non-native instructions are native program instructions of a different apparatus for processing data.

56. (*Original*) A computer program product as claimed in claim 55, wherein said processing logic and said instruction decoder are part of a RISC processor and said non-native instructions are native instructions of a CISC processor.

57. (*Currently Amended*) A computer program product as claimed in claim 48 and ~~any one of claims 47 and 49 to 56~~, wherein said value stored within said programmable configuration register is a start address of said null value exception handler.

58. (*Currently Amended*) A computer program product as claimed in claim 48 and ~~any one of claims 47 and 49 to 56~~, wherein said value stored within said programmable configuration register is an address of a jump instruction operable to jump execution to a start address of said null value exception handler.

59. (*Currently Amended*) A computer program product as claimed in ~~any one of claims 46 to 58~~claim 46, wherein said memory access instruction is a load instruction operable to load into a destination register specified by a destination register field within said load instruction a load value dependent upon a value read from a memory location specified by said base register value.

60. (*Currently Amended*) A computer program product as claimed in ~~any one of claims 46 to 58~~claim 46, wherein said memory access instruction is a store instruction operable to store into a memory location specified by said base register value a store value dependent upon source value stored within a source register specified by a source register field within said store instruction.

61-63. (*Cancelled*)

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

**BLACK BORDERS**

**IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**

**FADED TEXT OR DRAWING**

**BLURRED OR ILLEGIBLE TEXT OR DRAWING**

**SKEWED/SLANTED IMAGES**

**COLOR OR BLACK AND WHITE PHOTOGRAPHS**

**GRAY SCALE DOCUMENTS**

**LINES OR MARKS ON ORIGINAL DOCUMENT**

**REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**

**OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.